{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:17:03Z","timestamp":1725736623455},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168937","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1530-1533","source":"Crossref","is-referenced-by-count":8,"title":["A body-biasing of readout circuit for STT-RAM with improved thermal reliability"],"prefix":"10.1109","author":[{"given":"Lun","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Yuhao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Aida","family":"Todri-Sanial","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.4820457"},{"key":"ref6","article-title":"Read performance: The newest barrier in scaled STT-RAM","author":"zhang","year":"2014","journal-title":"IEEE TVLSI (early access)"},{"key":"ref5","first-page":"893","article-title":"Exploring potentials of perpendicular magnetic anisotropy stt-mram for cache design","author":"zhang","year":"2014","journal-title":"IEEE ICSICT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278332"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168937.pdf?arnumber=7168937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:20:59Z","timestamp":1490383259000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168937","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}