{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:35:33Z","timestamp":1729611333138,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168946","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1566-1569","source":"Crossref","is-referenced-by-count":0,"title":["A hierarchical IP protection approach for hard IP cores"],"prefix":"10.1109","author":[{"given":"Qiang","family":"Liu","sequence":"first","affiliation":[]},{"given":"Haie","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref10","first-page":"1789","article-title":"A multilevel fingerprinting method for FPGA IP protection","author":"nie","year":"2013","journal-title":"ISCAS"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"2026","DOI":"10.1109\/TIM.2008.2006722","article-title":"DFT-based SoC\/VLSI IP protection and digital rights management platform","volume":"58","author":"fan","year":"2009","journal-title":"IEEE Trans Instrum Meas"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502786"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282282"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954736"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581566"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.94"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/731957"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168946.pdf?arnumber=7168946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T16:44:44Z","timestamp":1498236284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168946","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}