{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:05:01Z","timestamp":1730271901987,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168958","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"1614-1617","source":"Crossref","is-referenced-by-count":2,"title":["A low-power pulse position modulation transceiver"],"prefix":"10.1109","author":[{"given":"Woorham","family":"Bae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Soo","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"21","article-title":"A Gb\/s one-forth-rate CMOS CDR Circuit without External Reference Clock","author":"tontisirin","year":"2006","journal-title":"IEEE ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942118"},{"key":"ref10","first-page":"1058","article-title":"A PWM and PAM Signaling Hybrid Technology for Serial-Link Transceivers","author":"yang","year":"2008","journal-title":"IEEE TIM"},{"key":"ref6","first-page":"1498","article-title":"A CMOS 400-Mb\/s Serial Link for AS-Memory Systems Using a PWM Scheme","volume":"36","author":"chen","year":"2001","journal-title":"IEEE JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746387"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"ref2","first-page":"6","article-title":"A 10-Mbps 0.8-pJ\/bit Referenceless Clock and Data Recovery Circuit for Optical Controlled Neural Interface System","volume":"60","author":"kim","year":"2013","journal-title":"IEEE TCAS-II"},{"key":"ref9","article-title":"A Power-efficient 600-mVpp Voltage-mode Driver with Independently Matched Pull-up and Pull-down Impedances","author":"bae","year":"0","journal-title":"Int J Circuit Theory Appl"},{"key":"ref1","first-page":"2012","article-title":"A Single-Pair Serial Link for Mobile Displays With Clock Edge Modulation Scheme","volume":"42","author":"choe","year":"2007","journal-title":"IEEE JSSC"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168958.pdf?arnumber=7168958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:29:48Z","timestamp":1490369388000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7168958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168958","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}