{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:15:49Z","timestamp":1767183349508,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168967","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1650-1653","source":"Crossref","is-referenced-by-count":6,"title":["A 9-bit body-biased vernier ring time-to-digital converter in 65 nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Junjie","family":"Kong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liter","family":"Siek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiang-Liang","family":"Kok","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"830","DOI":"10.1109\/JSSC.2010.2040306","article-title":"A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 µm CMOS Technology","volume":"45","author":"jianjun","year":"2010","journal-title":"Solid-State Circuits IEEE Journal of"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5538004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6933995"},{"key":"ref13","article-title":"A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier","author":"kwangseok","year":"0","journal-title":"VLSI Circuits (VLSIC) 2012 Symposium on"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/TCSII.2011.2106315","article-title":"A 1-GHz Digital PLL With a 3-ps Resolution Floating-Point-Number TDC in a 0.18-µm CMOS","volume":"58","author":"young-hun","year":"2011","journal-title":"Circuits and Systems II Express Briefs IEEE Transactions"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835832"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.231325"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523300"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"769","DOI":"10.1109\/JSSC.2008.917405","article-title":"A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue","volume":"43","author":"minjae","year":"2008","journal-title":"Solid-State Circuits IEEE Journal of"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.2005857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010208"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168967.pdf?arnumber=7168967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:48:53Z","timestamp":1602690533000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7168967"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168967","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}