{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:46:37Z","timestamp":1729608397562,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7168999","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1778-1781","source":"Crossref","is-referenced-by-count":0,"title":["Memory-efficient discrete wavelet transform architecture based on wordlength optimization"],"prefix":"10.1109","author":[{"given":"Yusong","family":"Hu","sequence":"first","affiliation":[]},{"given":"Ching Chuen","family":"Jong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.860121"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2011.2163519"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268335"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2200169"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.823509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/1.1637613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF02476026"},{"journal-title":"Adaptive Simulated Annealing (asa) 25 15 2004","year":"0","author":"ingber","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1109\/34.192463","article-title":"A theory for multiresolution signal decomposition: the wavelet representation","volume":"11","author":"mallat","year":"1989","journal-title":"Pattern Analysis and Machine Intelligence IEEE Transactions on"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07168999.pdf?arnumber=7168999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:49:14Z","timestamp":1602690554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7168999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7168999","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}