{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:25:32Z","timestamp":1770279932801,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169017","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"1850-1853","source":"Crossref","is-referenced-by-count":20,"title":["An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Bonetti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Teman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1896","article-title":"A new true-single-phase-clocked double-edge-triggered flip-flop for low-power VLSI designs","author":"wang","year":"1997","journal-title":"IEEE ISCAS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1973.1155149"},{"key":"ref12","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547536"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937627"},{"key":"ref6","first-page":"147","article-title":"Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"ISLPED"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.210012"},{"key":"ref8","first-page":"399","article-title":"A low power symmetrically pulsed dual edge-triggered flip-flop","author":"nedovic","year":"2002","journal-title":"IEEE ESSCIRC"},{"key":"ref7","first-page":"477","article-title":"High-performance and low-power conditional discharge flip-flop","volume":"12","author":"zhao","year":"2004","journal-title":"IEEE TVLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.488002"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169017.pdf?arnumber=7169017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:49:20Z","timestamp":1602676160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7169017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169017","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}