{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:11:39Z","timestamp":1725682299985},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169058","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T21:31:36Z","timestamp":1438291896000},"page":"1961-1964","source":"Crossref","is-referenced-by-count":7,"title":["Performance evaluation of hierarchical NoC topologies for stacked 3D ICs"],"prefix":"10.1109","author":[{"given":"Debora","family":"Matos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Max","family":"Prass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcio","family":"Kreutz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"193","author":"seiculescu","year":"2011","journal-title":"3D Network on Chip Topology Synthesis Designing Custom Topologies for Chip Stacks"},{"key":"ref11","first-page":"65","author":"rahmani","year":"2011","journal-title":"Congestion Aware Fault Tolerant and Thermally Efficient Inter-Layer Communication Scheme for Hybrid No C-Bus 3D Architectures NoCs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0784-4_8"},{"key":"ref13","first-page":"105","author":"xu","year":"2011","journal-title":"Optimal Number and Placement of Through Silicon Vias in 3D Network-on-Chip DDECS"},{"key":"ref14","first-page":"581","author":"pasricha","year":"2009","journal-title":"Exploring Serial Vertical Interconnects for 3D ICs DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"ref16","first-page":"652","author":"matos","year":"2012","journal-title":"Floorplan-aware hierarchical NoC topology with GALS interfaces ISCAS"},{"key":"ref17","first-page":"1","author":"daneshtalab","year":"2010","journal-title":"CMIT - A Novel Cluster-Based Topology for 3D Stacked Architectures 3DIC"},{"key":"ref4","first-page":"223","author":"chao","year":"2010","journal-title":"Traffic and Thermal Aware Run Time Thermal Management Scheme for 3D NoC Systems"},{"key":"ref3","first-page":"1237","author":"weerasekera","year":"2009","journal-title":"Two-Dimensional and Three-dimensional Integration of Heterogeneous Electronic Systems under Cost Performance and Technological Constraints TCAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/603059"},{"key":"ref5","first-page":"496","author":"davis","year":"2009","journal-title":"Application Exploration for 3D Integrated Circuits TCAM FIFO and FFT Case Studies"},{"key":"ref8","first-page":"32","author":"feero","year":"2009","journal-title":"Networks-on-chip in A Three-dimensional Environment A Performance Evaluation TC"},{"key":"ref7","first-page":"1","author":"velenis","year":"2009","journal-title":"Impact of 3D Design Choices on Manufacturing Cost (3DIC)"},{"key":"ref2","first-page":"581","author":"pasricha","year":"2009","journal-title":"Exploring Serial Vertical Interconnects for 3D ICs DAC"},{"key":"ref1","first-page":"318","author":"kumar","year":"2012","journal-title":"Network-on-chips on 3-D ICs Past Present and Future Academic Journal"},{"key":"ref9","first-page":"602","author":"banerjee","year":"2001","journal-title":"3-D ICs A Novel Chip Design for Improving Deep-Sub micrometer Interconnect Performance and Systems-on-chip Integration Proceedings of EEE"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169058.pdf?arnumber=7169058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:48:54Z","timestamp":1602690534000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7169058"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169058","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}