{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T09:28:08Z","timestamp":1745400488567,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169144","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"2305-2308","source":"Crossref","is-referenced-by-count":4,"title":["NoC router using STT-MRAM based hybrid buffers with error correction and limited flit retransmission"],"prefix":"10.1109","author":[{"given":"Turbo","family":"Majumder","sequence":"first","affiliation":[]},{"given":"Manan","family":"Suri","sequence":"additional","affiliation":[]},{"given":"Vinay","family":"Shekhar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref11","article-title":"Noxim: Network-on-chip simulator","author":"fazzino","year":"2008","journal-title":"url"},{"key":"ref12","article-title":"Silicon Non Volatile Memories: Paths of Innovation","author":"desalvo","year":"2009","journal-title":"Wiley-ISTE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/13\/139601"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"7c912","DOI":"10.1063\/1.3676610","article-title":"Processional spin-transfer switching in a magnetic tunnel junction with a synthetic anti-ferromagnetic perpendicular polarizer","volume":"11","author":"marins de castro m","year":"2012","journal-title":"J Appl Phys"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"ref16","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720849"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"article-title":"Interconnection Networks","year":"2002","author":"duato","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2015,5,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169144.pdf?arnumber=7169144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,28]],"date-time":"2019-08-28T18:51:28Z","timestamp":1567018288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7169144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169144","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}