{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T02:17:08Z","timestamp":1783217828078,"version":"3.54.6"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169146","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"2313-2316","source":"Crossref","is-referenced-by-count":1,"title":["Modeling the impact of dynamic voltage scaling on 1T-1J STT-RAM write energy and performance"],"prefix":"10.1109","author":[{"given":"Kien Trinh","family":"Quang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref12","article-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","author":"fong","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref16","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2317073"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2291222"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2306958"},{"key":"ref1","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169146.pdf?arnumber=7169146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T15:27:11Z","timestamp":1490369231000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7169146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169146","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}