{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,8]],"date-time":"2026-06-08T15:56:48Z","timestamp":1780934208848,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/iscas.2015.7169326","type":"proceedings-article","created":{"date-parts":[[2015,7,30]],"date-time":"2015-07-30T17:31:36Z","timestamp":1438277496000},"page":"3032-3035","source":"Crossref","is-referenced-by-count":30,"title":["Pipelined implementations of polar encoder and feed-back part for SC polar decoder"],"prefix":"10.1109","author":[{"given":"Chuan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junmei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaohu","family":"You","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shugong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291065"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2251339"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364209"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2011.6125398"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"3165","DOI":"10.1109\/TSP.2014.2319773","article-title":"An efficient partial-sum network architecture for semi-parallel polar codes decoder implementation","volume":"62","author":"fan","year":"2014","journal-title":"IEEE Transactions on Signal Processing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2013.6674541"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"ref9","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"}],"event":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Lisbon, Portugal","start":{"date-parts":[[2015,5,24]]},"end":{"date-parts":[[2015,5,27]]}},"container-title":["2015 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7152138\/7168553\/07169326.pdf?arnumber=7169326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T12:44:39Z","timestamp":1498221879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7169326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2015.7169326","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}