{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:34:15Z","timestamp":1729647255521,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527165","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"41-44","source":"Crossref","is-referenced-by-count":7,"title":["Extended exploration of low granularity back biasing control in 28nm UTBB FD-SOI technology"],"prefix":"10.1109","author":[{"given":"Ramiro","family":"Taco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Itamar","family":"Levi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Lanuzza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines","author":"albano","year":"2014","journal-title":"J Circ heor Appl"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2473","DOI":"10.1109\/TED.2011.2155658","article-title":"Multi-Vt UTBB FDSOI Device Architectures for Low-Power CMOS Circuit","volume":"58","author":"jean-philippe","year":"2011","journal-title":"IEEE Trans Electron Devices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.013"},{"key":"ref13","article-title":"Exploring back biasing opportunities in 28nmUTBB FD-SOI technology for subthreshold digital design","author":"taco","year":"2014","journal-title":"IEEE Convention of Electrical & Electronics Engineers"},{"key":"ref14","article-title":"Fine grain multi-VT co-integration methodology in UTBB FD-SOI technology","author":"pelloux-prayer","year":"2013","journal-title":"IFIP VLSI-SOC Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820278"},{"key":"ref4","article-title":"Scaling Perspectives of ULV Microcontroller Cores to 28 nm UTBB FDSOI CMOS","author":"de streel","year":"2013","journal-title":"IEEE S3S Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333515"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/540482"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527165.pdf?arnumber=7527165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:17:59Z","timestamp":1602692279000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527165"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527165","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}