{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T00:00:36Z","timestamp":1791331236203,"version":"4.3.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527166","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T16:59:26Z","timestamp":1478019566000},"page":"45-48","source":"Crossref","is-referenced-by-count":16,"title":["FinFET cells with different transistor sizing techniques against PVT variations"],"prefix":"10.1109","author":[{"given":"Alexandra L.","family":"Zimpeck","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gracieli","family":"Posser","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Predictive Technology Models","year":"0"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228414","article-title":"Explorating sub-20nm FinFET design with predictive technology models","author":"sinha","year":"2012","journal-title":"DAC"},{"key":"ref12","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref13","article-title":"Performance improvement with dedicated transistor sizing for MOSFET and FinFET devices","author":"posser","year":"0","journal-title":"ISVLSI-2014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050050"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2015.7440264"},{"key":"ref4","article-title":"International technology roadmap for semiconductors","year":"2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.06.022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2009.5378198"},{"key":"ref8","article-title":"Design for Success: USB IP for FinFET process","author":"christiansen","year":"2015","journal-title":"DesignWare Technical Bulletin"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.039"},{"key":"ref2","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"2005","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527166.pdf?arnumber=7527166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:15:30Z","timestamp":1602677730000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527166"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527166","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}