{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:02Z","timestamp":1747868762123},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527187","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T16:59:26Z","timestamp":1478019566000},"page":"129-132","source":"Crossref","is-referenced-by-count":31,"title":["Low power Convolutional Neural Networks on a chip"],"prefix":"10.1109","author":[{"given":"Yu","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixue","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianqi","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boxun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6639346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629302"},{"key":"ref12","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in neural information processing systems"},{"key":"ref13","first-page":"818","article-title":"Visualizing and understanding convolutional networks","author":"zeiler","year":"2014","journal-title":"ECCV"},{"key":"ref14","first-page":"505","article-title":"General-purpose code acceleration with limited-precision analog computation","author":"st amant","year":"2014","journal-title":"ISCA"},{"key":"ref15","first-page":"1","article-title":"A 960ms\/s dac with 80db sfdr in 20nm cmos for multi-mode baseband wireless transmitter","author":"tseng","year":"0"},{"key":"ref16","first-page":"1","article-title":"An 8-bit 1.5 gs\/s flash adc using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"CICC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201203680"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref19","article-title":"Mnsim: Simulation platform for memristor-based neuromorphic computing system","author":"xia","year":"0","journal-title":"DATE 2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","year":"2014","author":"simonyan","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"Design implications of memristor-based rram cross-point structures","author":"xu","year":"2011","journal-title":"DATE"},{"journal-title":"Learning both weights and connections for efficient neural networks","year":"2015","author":"han","key":"ref5"},{"article-title":"A high resolution nonvolatile analog memory ionic devices","year":"0","author":"gao","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228448"},{"journal-title":"Going Deeper with Convolutions","year":"2014","author":"szegedy","key":"ref2"},{"journal-title":"Imagenet large scale visual recognition challenge (ILSVRC)","year":"2014","author":"russakovsky","key":"ref1"},{"key":"ref9","article-title":"Going deeper with embedded fpga platform for convolutional neural network","author":"qiu","year":"0","journal-title":"FPGA 2016"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527187.pdf?arnumber=7527187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:16:30Z","timestamp":1602677790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527187"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527187","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}