{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T06:07:14Z","timestamp":1748585234755,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527206","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"205-208","source":"Crossref","is-referenced-by-count":2,"title":["All-digital linear regulators with proactive and reactive gain-boosting for supply droop mitigation in digital load circuits"],"prefix":"10.1109","author":[{"given":"Saad Bin","family":"Nasir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1018","article-title":"A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SOC for MIPS performance improvement","volume":"4","author":"young-hyun","year":"2013","journal-title":"IEEE JSSC"},{"article-title":"A 0.13µm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range","year":"0","author":"saad bin","key":"ref3"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.160","article-title":"Modeling and Analysis of Digital Linear Regulators with Adaptive Control with High Efficiency under Wide Dynamic Range Digital Loads","author":"gangopadhyay","year":"2014","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2015.7104377"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2002.989250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183529"},{"key":"ref7","first-page":"311","article-title":"Analysis and design of monolithic, high PSR, linear regulators for SoC applications","author":"vishal","year":"2004","journal-title":"IEEE SOC Conference"},{"key":"ref2","first-page":"108","article-title":"A graphics execution core in 22nm CMOS featuring adaptive clocking, selective boosting and state-retentive sleep","author":"carlos","year":"0"},{"article-title":"Enabling wide autonomous DVFS in a 22nm graphics execution core using a digitally controlled hybrid LDO\/switched-capacitor VR with fast droop mitigation","year":"0","author":"stephen","key":"ref9"},{"key":"ref1","first-page":"56","article-title":"A 22nm ia multi-cpu and gpu system-on-chip","author":"satish","year":"0"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527206.pdf?arnumber=7527206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:17:59Z","timestamp":1602692279000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527206"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527206","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}