{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:32:33Z","timestamp":1729665153153,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527221","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"265-268","source":"Crossref","is-referenced-by-count":6,"title":["A novel low-leakage power-rail ESD clamp circuit with adjustable triggering voltage and superior false-triggering immunity for nanoscale applications"],"prefix":"10.1109","author":[{"given":"Guangyi","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Song","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"56","article-title":"Design and verification of a novel multi-RC-triggered power clamp circuit for on-chip ESD protection","author":"lu","year":"2013","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005451"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2434835"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2274701"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.913746"},{"key":"ref2","first-page":"8","article-title":"A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies","author":"smith","year":"2003","journal-title":"Proc EOS\/ESD Symposium"},{"journal-title":"ESD clamp adjustment","year":"2013","author":"solder","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI","volume":"46","author":"ker","year":"1999","journal-title":"IEEE Trans Electron Devices"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527221.pdf?arnumber=7527221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:15:58Z","timestamp":1602692158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527221"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527221","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}