{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T02:05:46Z","timestamp":1773540346604,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527256","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T16:59:26Z","timestamp":1478019566000},"page":"405-408","source":"Crossref","is-referenced-by-count":9,"title":["Digital, analog and RF design opportunities of three-independent-gate transistors"],"prefix":"10.1109","author":[{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"first","affiliation":[]},{"given":"Mehdi","family":"Hasan","sequence":"additional","affiliation":[]},{"given":"Anirban","family":"Saha","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[]},{"given":"Ross","family":"Walker","sequence":"additional","affiliation":[]},{"given":"Berardi Sensale","family":"Rodriguez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref12","article-title":"Avanced System on a Chip Design Based on Controllable-Polarity FETs","author":"gaillardon","year":"2014","journal-title":"DATE Tech Dig"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-47101-3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.334"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.3632058"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2478\/s11772-011-0033-3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4821250"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.12.002"},{"key":"ref4","article-title":"Polarity control in double-gate, gate-alI-around vertically stacked silicon nanowire FETs","author":"de marchi","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1021\/nl203094h","article-title":"Reconfigurable silicon nanowire transistors","volume":"12","author":"heinzig","year":"2012","journal-title":"Nano Lett"},{"key":"ref6","article-title":"A Schottky-Barrier Silicon FinFET with 6.0mV\/dec Subthreshold Slope over 5 Decades of Current","author":"zhang","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2482123"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588 \\mu \\mathrm{m}^{2}$ SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572294"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-5910-0","author":"von haartman","year":"2007","journal-title":"Low-Frequency Noise in Advanced MOS Devices"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.05.035"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.4802208"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.11.007"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527256.pdf?arnumber=7527256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:16:17Z","timestamp":1602677777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527256","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}