{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:14:00Z","timestamp":1755926040490,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527336","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"698-701","source":"Crossref","is-referenced-by-count":7,"title":["Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM"],"prefix":"10.1109","author":[{"given":"Weng-Geng","family":"Ho","sequence":"first","affiliation":[]},{"given":"Kyaw Zwa Lwin","family":"Ne","sequence":"additional","affiliation":[]},{"given":"N. Prashanth","family":"Srinivas","sequence":"additional","affiliation":[]},{"given":"Kwen-Siong","family":"Chong","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Bah-Hwee","family":"Gwee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Protection of Secure Electronic Modules Against Attacks","year":"2011","author":"buscaglia","key":"ref4"},{"journal-title":"System and Method of Detecting and Reversing Data Imprinting in Memory","year":"2013","author":"trimberger","key":"ref3"},{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"2005","author":"weste","key":"ref10"},{"article-title":"Systems and methods for preventing data remanence in memory systems","year":"2012","author":"pedersen","key":"ref6"},{"journal-title":"Non-imprinting memory with high speed erase","year":"2009","author":"backus","key":"ref5"},{"article-title":"High-assurance processor active memory content protection","year":"2006","author":"furusawa","key":"ref8"},{"key":"ref7","first-page":"1","article-title":"Security strategy of powered-off SRAM for resisting physical attack to data remanence","volume":"30","author":"yu","year":"2009","journal-title":"Journal of Semiconductors"},{"key":"ref2","first-page":"302","article-title":"Physical security devices for computer subsystems: a survey of attacks and defences","author":"weingart","year":"2000","journal-title":"Proc 1st Int Workshop Cryptographic Hardware and Embedded Systems (CHES)"},{"key":"ref9","first-page":"320","article-title":"A dynamic-voltage-scaling $1\\mathrm{kbyte} \\times 8-\\mathrm{bit}$ non-imprinting Master-Slave SRAM with high speed erase for low-power operation","author":"ho","year":"2014","journal-title":"International Symposium on Integrated Circuits ISIC"},{"journal-title":"Low temperature data remanence in static RAM","year":"2002","author":"skorobogatov","key":"ref1"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527336.pdf?arnumber=7527336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:17:47Z","timestamp":1602692267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527336"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527336","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}