{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T19:17:49Z","timestamp":1778527069387,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527340","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"714-717","source":"Crossref","is-referenced-by-count":10,"title":["Intra mode power saving methodology for CGRA-based reconfigurable processor architectures"],"prefix":"10.1109","author":[{"given":"Narasinga Rao","family":"Miniskar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul R","family":"Patil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raj Narayana","family":"Gadde","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-chul Rams","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sukjin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi Hwa","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404173"},{"key":"ref11","author":"pinto","year":"2008","journal-title":"VLIW processor with power saving"},{"key":"ref12","first-page":"1","article-title":"Low power design and dynamic power management system for vliw dsp subsystem","author":"hsieh","year":"2011","journal-title":"Proc 2011 Int Symp Intell Signal Process Commun Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412157"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865490"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412114"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/VLSI.2008.25","article-title":"Energy-aware interconnect optimization for a coarse grained reconfigurable processor","author":"lambrechts","year":"2008","journal-title":"VLSI Design 2008 VLSID 2008 21st International Conference on"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/TVLSI.2008.2006039","article-title":"Low power reconfiguration technique for coarse-grained reconfigurable architecture","volume":"17","author":"kim","year":"2009","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.127"},{"key":"ref4","author":"yoo","year":"2011","journal-title":"Reconfigurable processor using power gating compiler and compiling method thereof"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412156"},{"key":"ref6","article-title":"A multi-core CPU architecture for low power and high performance","author":"variable","year":"2011"},{"key":"ref5","first-page":"514","article-title":"Power gating design for standard-cell-like structured ASICs","author":"chen","year":"2010","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref8","author":"tremblay","year":"1998","journal-title":"Variable issue-width VLIW processor"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269236"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681444"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527340.pdf?arnumber=7527340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:15:53Z","timestamp":1602692153000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527340"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527340","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}