{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:27:14Z","timestamp":1729657634536,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527346","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"738-741","source":"Crossref","is-referenced-by-count":3,"title":["Robust near-threshold inverter with improved performance for ultra-low power applications"],"prefix":"10.1109","author":[{"given":"Md Shazzad","family":"Hossain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref10"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/PACT.2007.4336210","article-title":"An energy efficient parallel architecture using near threshold operation","author":"dreslinkski","year":"2007","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/JPROC.2009.2035453","article-title":"Ultralow-power design in near-threshold region","volume":"98","author":"markovi?","year":"2010","journal-title":"Proceedings of the IEEE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea4020138"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref9","first-page":"1181","article-title":"An MOS current mode logic (MCML) circuit for low-power sub-GHz processors","volume":"75","author":"yamashina","year":"1992","journal-title":"IEICE Transactions on Electronics"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527346.pdf?arnumber=7527346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T23:34:18Z","timestamp":1657582458000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527346"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527346","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}