{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:52:28Z","timestamp":1725591148627},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527349","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"750-753","source":"Crossref","is-referenced-by-count":1,"title":["Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation"],"prefix":"10.1109","author":[{"given":"Jean Pierre T.","family":"Habimana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francis","family":"Sabado","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Di","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/10958513_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865260"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79800-9","author":"smith","year":"2009","journal-title":"Designing Asynchronous Circuits Using NULL Convention Logic (NCL) Synthesis Lectures on Digital Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45664-3_20"},{"journal-title":"Ultra-low Power Multi-threshold Asynchronous Circuit Design","year":"2011","author":"di","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3040300"},{"key":"ref2","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Advances in Cryptography"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.12.001"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527349.pdf?arnumber=7527349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T23:34:06Z","timestamp":1657582446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527349"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527349","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}