{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T17:59:16Z","timestamp":1765994356438},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527405","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"974-977","source":"Crossref","is-referenced-by-count":20,"title":["Embedding low cost optimal watermark during high level synthesis for reusable IP core protection"],"prefix":"10.1109","author":[{"given":"Anirban","family":"Sengupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saumya","family":"Bhadauria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783307"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694985"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016876"},{"key":"ref7","first-page":"116","article-title":"Placement watermarking of standard-cell designs in Mixed-Signal Design","author":"irby","year":"2001","journal-title":"Proc SSMSD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782161"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1145\/2742060.2742061","article-title":"Untrusted Third Party Digital IP cores: Power-Delay Trade-off Driven Exploration of Hardware Trojan Secured Datapath during High Level Synthesis","author":"sengupta","year":"2015","journal-title":"Proc of 25th IEEE\/ACM Great Lake Symposium on VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080338"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527405.pdf?arnumber=7527405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:15:36Z","timestamp":1602692136000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527405"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527405","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}