{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:30:40Z","timestamp":1729614640812,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7527464","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1210-1213","source":"Crossref","is-referenced-by-count":4,"title":["Energy efficient on-chip power delivery with run-time voltage regulator clustering"],"prefix":"10.1109","author":[{"given":"Divya","family":"Pathak","sequence":"first","affiliation":[]},{"given":"Mohammad Hossein","family":"Hajkazemi","sequence":"additional","affiliation":[]},{"given":"Mohammad Khavari","family":"Tavana","sequence":"additional","affiliation":[]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.890837"},{"year":"0","key":"ref11","article-title":"WEBENCH Design Center"},{"key":"ref12","first-page":"432","article-title":"FIVR-Fully Integrated Voltage Regulators on 4th Generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Proceedings of the IEEE Applied Power Electronics Conference and Exposition"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289897"},{"key":"ref15","first-page":"581","article-title":"Realizing Complixity-Effective On-Chip Power Delivery for Many-Core Platforms by Exploiting Optimized Mapping","author":"tavana","year":"2015","journal-title":"Proceedings of the International Conference on Computer Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2396998"},{"year":"0","key":"ref3","article-title":"Great Internet Mersenne Prime Search"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"3022","DOI":"10.1109\/TC.2015.2389827","article-title":"3D Many-core Microprocessor Power Management by Space-Time Multiplexing based Demand-supply Matching","volume":"64","author":"sai","year":"2015","journal-title":"IEEE Transaction on Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref8"},{"key":"ref7","first-page":"819","article-title":"Simulation and Modeling of a Simultaneous Multithreading Processor","author":"tullsen","year":"1996","journal-title":"Proceedings of the International Conference for the Resource Management and Performance Evaluation of Enterprise Computing Systems CMG Part 2(of 2)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/1854273.1854282","article-title":"System-level Max Power (SYMPO)-A Systematic Approach for Escalating System-level Power Consumption using Synthetic Benchmarks Categories and Subject Descriptors","author":"ganesan","year":"2010","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref9","first-page":"1","author":"rogers","year":"1999","journal-title":"Stability Analysis of Low-Dropout Linear Regulators with a PMOS Pass Element"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07527464.pdf?arnumber=7527464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T23:35:05Z","timestamp":1657582505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7527464"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7527464","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}