{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:40:55Z","timestamp":1775068855457,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7538882","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1646-1649","source":"Crossref","is-referenced-by-count":7,"title":["A fast locking hybrid TDC-BB ADPLL utilizing proportional derivative digital loop filter and power gated DCO"],"prefix":"10.1109","author":[{"given":"Amr","family":"Lotfy","sequence":"first","affiliation":[]},{"given":"Maged","family":"Ghoneima","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Abdel-Moneum","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"478","article-title":"A 1.4ps rms-Period-Jitter TDC-Less Fractional-N Digital PLL with Digitally Controlled Ring Oscillator in 65nm CMOS","author":"grollitsch","year":"2010","journal-title":"ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAC.2011.6136677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176995"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2290913"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047439"},{"key":"ref8","article-title":"A wide tuning range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45nm SOI","author":"alexander","year":"2008","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref7","article-title":"A 3 MHz bandwidth low noise RF all digital PLL with 12 ps resolution time-to-digital con- verter","author":"tonietto","year":"2006","journal-title":"Proc ESSCIRC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07538882.pdf?arnumber=7538882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:16:27Z","timestamp":1602692187000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7538882"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7538882","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}