{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:06:59Z","timestamp":1730272019828,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7538906","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1750-1753","source":"Crossref","is-referenced-by-count":1,"title":["SVA checker generator for FPGA-based verification platform"],"prefix":"10.1109","author":[{"given":"Nurita","family":"Mohamad","sequence":"first","affiliation":[]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[]},{"given":"Nordinah","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"Jwing","family":"Teh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/b117047"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"journal-title":"OVL PSL SVA Assertion Based Verification Using Checkers and Standard Assertion Languages","year":"0","author":"sonny","key":"ref15"},{"journal-title":"Acceleration of Functional Verification in the Development Cycle of Hardware Systems Need for Acceleration Related Work","year":"0","author":"simkov","key":"ref16"},{"journal-title":"Towards Beneficial Hardware Acceleration in HAVEN Evaluation of Testbed Architectures","year":"2013","author":"simkov","key":"ref17"},{"journal-title":"Synthesis of Synchronous Assertions with Guarded Atomic Actions","year":"2005","author":"pellauer","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_3"},{"key":"ref3","first-page":"538","article-title":"FoCs: Automatic Generation of Simulation Checkers from Formal Specifications","author":"abarbanel","year":"2000","journal-title":"Proceedings of the 12th International Conference on Computer Aided Verification"},{"key":"ref6","first-page":"247","article-title":"HAVEN: An open framework for FPGA-accelerated functional verification of hardware","volume":"7261","author":"simkov\u00e1","year":"2012","journal-title":"Lect Notes Comput Sci (including Subser Lect Notes Artif Intell Lect Notes Bioinformatics)"},{"journal-title":"On the reuse of RTL assertions in SystemC TLM verification","year":"2014","author":"bombieri","key":"ref5"},{"key":"ref8","first-page":"1","author":"lu","year":"0","journal-title":"Assertion Synthesis Enabling Assertion-Based Verification For Simulation Formal and Emulation Flows"},{"journal-title":"Assertion Checkers in Verification Silicon Debug and In-Field Diagnosis","year":"2007","author":"boul","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41010-9_6"},{"key":"ref1","first-page":"313","volume":"1","author":"kuznik","year":"2011","journal-title":"The System Verification Methodology for Advanced TLM Verification Categories and Subject Descriptors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2006.5"},{"key":"ref20","first-page":"184","article-title":"Design networks-on-chip with latency \/ bandwidth guarantees","volume":"3","author":"su","year":"2008","journal-title":"Traffic"},{"key":"ref22","first-page":"961","volume":"123","author":"kinniment","year":"1976","journal-title":"Synchronisation and arbitration circuits in digital systems"},{"article-title":"Manual Verilog-Perl","year":"0","author":"snyder","key":"ref21"},{"journal-title":"Arbiter1133a Data Sheet","year":"1997","author":"limited","key":"ref23"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07538906.pdf?arnumber=7538906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:18:03Z","timestamp":1602692283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7538906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7538906","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}