{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:08:28Z","timestamp":1729620508046,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7538938","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1878-1881","source":"Crossref","is-referenced-by-count":4,"title":["Stochastic behavior-considered VLSI CAD environment for MTJ\/MOS-hybrid microprocessor design"],"prefix":"10.1109","author":[{"given":"M.","family":"Natsui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Tamakoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mochizuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Koike","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.6.728"},{"key":"ref11","article-title":"Comprehensive and Macrospin-Based Magnetic Tunnel Junction Spin Torque Oscillator ModelPart II: Verilog-A Model Implementation","volume":"62","author":"chen","year":"2015","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.3532960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023192"},{"year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"ref4","first-page":"11","author":"courtland","year":"2014","journal-title":"Spin memory shows its might"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref6","first-page":"106","article-title":"Fabrication of a 99%-Energy-Less Nonvolatile Multi-Functional CAM Chip Using Hierarchical Power Gating for a Massively-Parallel Full-Text-Search Engine","author":"matsunaga","year":"0"},{"key":"ref5","first-page":"172","article-title":"Fabrication of a 3000-6-Input-LUTs Embedded and Block-Level Power-Gated Nonvolatile FPGA Chip Using p-MTJ-Based Logic-in-Memory Structure","author":"suzuki","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/ISSCC.2013.6487696","article-title":"Nonvolatile Logic-in-Memory Array Processor in 90nm MTJ\/MOS Achieving 75% Leakage Reduction Using Cycle-Based Power Gating","author":"natsui","year":"2013","journal-title":"2013 IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047124"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"7c912","DOI":"10.1063\/1.3676610","article-title":"Processional spin-transfer switching in a magnetic tunnel junction with a synthetic anti-ferromagnetic perpendicular polarizer","volume":"111","author":"de castro","year":"2012","journal-title":"J Appl Phys"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07538938.pdf?arnumber=7538938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:49:05Z","timestamp":1602686945000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7538938"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7538938","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}