{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:52:47Z","timestamp":1725699167723},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7538950","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1926-1929","source":"Crossref","is-referenced-by-count":2,"title":["Layer ordering to minimize TSVs in heterogeneous 3-D ICs"],"prefix":"10.1109","author":[{"given":"Boris","family":"Vaisband","sequence":"first","affiliation":[]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416531"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865205"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357441"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2166156"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2005.852895"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SMIC.2007.322803"},{"year":"2015","key":"ref6","article-title":"IPDiA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169101"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2009","author":"pavlidis","key":"ref7"},{"key":"ref2","first-page":"1","article-title":"A Thermal Resilient Integration of Many-Core Microprocessors and Main Memory by 2.5D TSI I\/Os","author":"wu","year":"2014","journal-title":"Proc IEEE Design Automation and Test in Europe Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575830"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"ref9"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07538950.pdf?arnumber=7538950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:17:06Z","timestamp":1602692226000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7538950"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7538950","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}