{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:43:54Z","timestamp":1774417434669,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7538954","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"1942-1945","source":"Crossref","is-referenced-by-count":6,"title":["Power-aware through-silicon-via minimization by partitioning finite state machine with datapath"],"prefix":"10.1109","author":[{"given":"Ayub Chin","family":"Abdullah","sequence":"first","affiliation":[]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[]},{"given":"Nordinah Bt","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"Nurita Binti","family":"Mohammad","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.82"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1016\/j.vlsi.2013.11.001","article-title":"Algorithms for TSV resource sharing and optimization in designing 3D stacked ICs","volume":"47","author":"byung","year":"2014","journal-title":"Integration the VLSI Journal"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.16"},{"key":"ref13","first-page":"176","article-title":"Parallel Layer-Aware Partitioning for 3D Designs","author":"cheng","year":"2013","journal-title":"SASIMI 2013 The 18th Workshop on Synthesis And System Integration of Mixed Information technologies"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.67"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"466","DOI":"10.4218\/etrij.11.0210.0328","article-title":"Fine-Grained FSMD Power Gating Considering Power Overhead","volume":"33","author":"chi","year":"2011","journal-title":"ETRI Journal"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-013-1316-6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413172"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2013.6563341"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/764942"},{"key":"ref4","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref3","article-title":"Two-staged parallel layer-aware partitioning for 3D designs. VLSI Design","author":"yi-hang","year":"2014","journal-title":"Automation and Test (VLSI-DAT) 2014 International Symposium on"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280818"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318779"},{"key":"ref8","first-page":"260","article-title":"High-Level Synthesis of 3D IC Designs for TSV Number Minimization","author":"lee","year":"2010","journal-title":"Synthesis and System Integration of Mixed Information technologies"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2011.6085124"},{"key":"ref2","article-title":"Interconnect","author":"paul","year":"2011","journal-title":"ITRS Winter Public Conference Presentations"},{"key":"ref1","article-title":"System Drivers & Design","author":"andrew","year":"2011","journal-title":"ITRS Winter Public Conference Presentations"},{"key":"ref9","first-page":"1527","article-title":"Accurate TSV Number Minimization in High-Level Synthesis","volume":"27","author":"chih","year":"2011","journal-title":"Journal of Information Science and Engineering"},{"key":"ref20","first-page":"425","article-title":"Stacked FSMD: A Power Efficient Micro-Architecture for High Level Synthesis","author":"khushwinder","year":"2004","journal-title":"ISQED 2004"},{"key":"ref22","first-page":"1109","article-title":"Design of Low-Power Asynchronous MSP430 Processor Core Using AFSM Based Controllers","author":"oh","year":"2008","journal-title":"ITC-CSCC 2008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.11.0210.0328"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1007\/978-3-642-03138-0_12","article-title":"Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing","volume":"5657","author":"nainesh","year":"2009","journal-title":"Embedded Computer Systems Architectures Modelling and Simulation"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07538954.pdf?arnumber=7538954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:16:04Z","timestamp":1602692164000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7538954"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7538954","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}