{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:37:01Z","timestamp":1729633021497,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7539129","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"2615-2618","source":"Crossref","is-referenced-by-count":2,"title":["Synchronously triggered GALS design templates leveraging QDI asynchronous interfaces"],"prefix":"10.1109","author":[{"given":"W.","family":"Gul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S R.","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. K.","family":"Lodhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Awwad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344444"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TVLSI.2012.2187224","article-title":"A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology","volume":"21","author":"h\u00f6ppner","year":"2013","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"ref12","article-title":"Delay-insensitive codes—an overview","author":"verhoeff","year":"1987","journal-title":"Computing Science Notes"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998423"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2009.5290416"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11633-015-0923-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2014.6934086"},{"key":"ref17","first-page":"222","article-title":"Yeild Aware inter logic layer communication in 3-D IC: Some Early Design Stage Recommendations","author":"gul","year":"2014","journal-title":"Proceeding of 57th IEEE Internation Symposium on Circuit and Systems (MWSCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011466"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2181678"},{"article-title":"Inter-module Interfacing techniques for SoCs with multiple clock domains to address challenges in modern deep sub-micron technologies","year":"2009","author":"hasan","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.05.003"},{"key":"ref8","first-page":"641","article-title":"Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains","author":"chabloz","year":"2013","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","first-page":"1118","article-title":"Exploring Pausible Clocking Based GALS Design for 40-nm System Integration","author":"fan","year":"2012","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"journal-title":"Globally asynchronous locally synchronous systems","year":"1984","author":"chapiro","key":"ref2"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2015","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2004.1359062"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07539129.pdf?arnumber=7539129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:15:15Z","timestamp":1602692115000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7539129"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7539129","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}