{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:27:19Z","timestamp":1725607639400},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7539130","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T16:59:26Z","timestamp":1478019566000},"page":"2619-2622","source":"Crossref","is-referenced-by-count":3,"title":["Physically unclonable function using RTN-induced delay fluctuation in ring oscillators"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Yoshinaga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiromitsu","family":"Awano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Hiromoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proc Design Automation Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223695"},{"key":"ref6","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref5","first-page":"33.3.1","article-title":"Analysis of transistor characteristics in distribution tails beyond $\\pm 5.4\\sigma$ of 11 billion transistors","author":"mizutani","year":"2013","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref8","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Proc Symp VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2265702"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703437"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860644"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07539130.pdf?arnumber=7539130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:15:39Z","timestamp":1602677739000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7539130"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7539130","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}