{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:49:52Z","timestamp":1725446992996},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7539172","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T20:59:26Z","timestamp":1478033966000},"page":"2791-2794","source":"Crossref","is-referenced-by-count":0,"title":["STT-MRAM write energy minimization via area optimization under dynamic voltage Scaling"],"prefix":"10.1109","author":[{"given":"Kien Trinh","family":"Quang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Ruocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Alioto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"ref3","first-page":"2313","article-title":"Modeling the impact of dynamic voltage scaling on 1T-1J STT-RAM write energy and performance","author":"trinh quang","year":"2015","journal-title":"Proc Of ISCAS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2317073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"article-title":"SPICE Models for Magnetic Tunnel Junctions Based on Monodomain Approximation","year":"0","author":"fong","key":"ref9"},{"year":"0","key":"ref1"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2016,5,22]]},"location":"Montr\u00e9al, QC, Canada","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07539172.pdf?arnumber=7539172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:17:29Z","timestamp":1602692249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7539172"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7539172","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}