{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T02:13:09Z","timestamp":1783217589930,"version":"3.54.6"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/iscas.2016.7539176","type":"proceedings-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T16:59:26Z","timestamp":1478019566000},"page":"2807-2810","source":"Crossref","is-referenced-by-count":3,"title":["Novel 3D horizontal RRAM architecture with isolation cell structure for sneak current depression"],"prefix":"10.1109","author":[{"given":"Yanqing","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinyin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehwang","family":"Sim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894433"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168649"},{"key":"ref2","first-page":"173","article-title":"Highly reliable vertical NAND technology with biconcave shaped storaged layer and leakage controllable offset structure","author":"lim","year":"2010","journal-title":"Symposium on VLSI Technology (VLSIT)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131654"}],"event":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Montr\u00e9al, QC, Canada","start":{"date-parts":[[2016,5,22]]},"end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7515073\/7527154\/07539176.pdf?arnumber=7539176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T12:15:48Z","timestamp":1602677748000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7539176"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2016.7539176","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}