{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T12:35:39Z","timestamp":1769171739363,"version":"3.49.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050223","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["RM3 based logic synthesis (Special session paper)"],"prefix":"10.1109","author":[{"given":"Mathias","family":"Soeken","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: an academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref10","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Design Automation and Test in Europe"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref12","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482461"},{"key":"ref16","article-title":"Digital logic synthesis for memristors","author":"b\u00fcrger","year":"2013","journal-title":"Proc Reed-Muller Workshop"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref28","article-title":"A novel basis for logic optimization","author":"haaswijk","year":"2017","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.61"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187524"},{"key":"ref7","first-page":"2441","article-title":"Implication logic synthesis methods for memristors","year":"2012","journal-title":"Int'l Symp on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2166369"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176724"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263531"},{"key":"ref24","first-page":"149","article-title":"Synthesis of combinational logic using three-input majority gates","year":"1962","journal-title":"Symp on Switching Circuit Theory and Logical Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219329"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219856"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050223.pdf?arnumber=8050223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T02:09:54Z","timestamp":1570154994000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050223","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}