{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:36:57Z","timestamp":1785422217845,"version":"3.56.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050285","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["A novel segmentation scheme for DTC-based \u0394\u03a3 fractional-N PLL"],"prefix":"10.1109","author":[{"given":"Tuan Minh","family":"Vo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Analysis of Fractional-N Bang-Bang Digital PLLs using Phase Switching Technique","author":"vo","year":"2016","journal-title":"Conference on Ph D Research in Microelectronics and Electronics (PRIME)"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/TCSI.2016.2565060","article-title":"Influence of Initial Conditions on the Fundamental Periods of LFSR-Dithered MASH Digital Delta-Sigma Modulators with Constant Inputs","author":"mo","year":"2016","journal-title":"IEEE Trans Circuits and Systems II"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2565060"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref4","first-page":"174","article-title":"A 2.7-to-4.3GHz, 0.16psrms-jitter, ?246.8dB-FOM, Digital Fractional-N Sampling PLL io 28nm CMOS","author":"gao","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","article-title":"A 3.7mW 3MHz bandwidth 4.5GHz digital fractional-N PLL with 106dBc\/Hz In-band noise using time amplifier based TDC","author":"elkholy","year":"2014","journal-title":"Symposium on VLSI Circuits Digest"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937591"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112890"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4577"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185278"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050285.pdf?arnumber=8050285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T22:12:13Z","timestamp":1570140733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050285\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050285","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}