{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:52:54Z","timestamp":1729648374653,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050286","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["0.5 kHz\u201332 MHz digital fractional-N frequency synthesizer with burst-frequency switch"],"prefix":"10.1109","author":[{"given":"Seung-Hun","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pil-Ho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Woo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Jeong","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Chan","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/TCSII.2003.819128","volume":"50","author":"staszewski","year":"2003","journal-title":"IEEE Trans Circuits and Systems II"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.869905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E97.C.463"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.845187"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274892"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1109\/TCSII.2011.2158752","article-title":"A 2.4-GHz Extended-Range Type-I ?? Fractional-N Synthesizer With 1.8-MHz Loop Bandwidth and ?110-dBc\/Hz Phase Noise","volume":"58","author":"shekhar","year":"2011","journal-title":"IEEE Trans Circuits and Systems II Express Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800923"},{"key":"ref1","first-page":"272","article-title":"A 20-to-1000MHz &#x00B1;14ps peak-to-peak Jitter Reconfigurable Multi-Output All-Digital Clock Generator Using Open-Loop Fractional Dividers in 65nm CMOS","author":"elkholy","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050286.pdf?arnumber=8050286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T22:12:17Z","timestamp":1570140737000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050286","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}