{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T01:38:17Z","timestamp":1770341897620,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050317","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["A fast FPGA-based deep convolutional neural network using pseudo parallel memories"],"prefix":"10.1109","author":[{"given":"Muluken","family":"Hailesellasie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"chen","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2015.7490869"},{"key":"ref10","article-title":"Real-time video object recognition using convolutional neural network","author":"byungik","year":"2015","journal-title":"Int Joint Conf Neural Networks (IJCNN) 2015"},{"key":"ref6","article-title":"Minimizing computation in convolutional neural networks","author":"jason","year":"2014","journal-title":"International Conference on Artificial Neural Networks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577308"},{"key":"ref8","article-title":"The MNIST database","year":"2017","journal-title":"The mnist"},{"key":"ref7","article-title":"Dual Port RAM","year":"2017","journal-title":"Library HDL Coder or HDL Operations"},{"key":"ref2","article-title":"Going deeper with embedded fpga platform for convolutional neural network","author":"jiantao","year":"2016","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref9","year":"2017","journal-title":"the Berkeley Vision and Learning Center"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"yann","year":"2015","journal-title":"Nature"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050317.pdf?arnumber=8050317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T22:11:53Z","timestamp":1570140713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050317","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}