{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:18:12Z","timestamp":1725599892356},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050318","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Fast cycle-accurate compile based simulator for reconfigurable processor"],"prefix":"10.1109","author":[{"given":"Narasinga Rao","family":"Miniskar","sequence":"first","affiliation":[]},{"given":"Raj Narayana","family":"Gadde","sequence":"additional","affiliation":[]},{"given":"Young-chul Rams","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Sukjin","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/s11432-013-4812-y"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2013.2295622"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/DAC.2002.1012588","article-title":"A universal technique for fast and flexible instruction-set architecture simulation","author":"nohl","year":"2002","journal-title":"Proceedings of the 39th Annual Design Automation Conference"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/MICRO.1994.717412","article-title":"Iterative modulo scheduling: an algorithm for software pipelining loops","author":"ramakrishna rau","year":"1994","journal-title":"Proceedings of the 27th Annual International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/776024.776026"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1007\/s10617-007-9003-x"},{"year":"0","journal-title":"ARM RealView ESL tools","key":"ref4"},{"year":"2009","journal-title":"TIE-the fast path to high-performance embedded SOC processing","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/349299.349303"},{"year":"0","journal-title":"Simplescalar tutorial for tool set release 2 0","article-title":"Todd Austing and Doug Burger","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FPT.2012.6412156"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICSAMOS.2010.5642102"},{"year":"0","journal-title":"CEVA Carbon designs","key":"ref2"},{"year":"0","journal-title":"ARMulator","key":"ref1"},{"year":"0","author":"lampret","journal-title":"OpenRisc 1200","key":"ref9"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050318.pdf?arnumber=8050318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T17:01:57Z","timestamp":1659546117000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050318","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}