{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T13:48:55Z","timestamp":1790171335533,"version":"4.1.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050344","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":43,"title":["End-to-end scalable FPGA accelerator for deep residual networks"],"prefix":"10.1109","author":[{"given":"Yufei","family":"Ma","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minkyu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sarma","family":"Vrudhula","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc of the Int Conf on Learning Representations (ICLR)"},{"key":"ref6","author":"szegedy","year":"2016","journal-title":"Inception-v4 inception-resnet and the impact of residual connections on learning"},{"key":"ref5","author":"he","year":"2016","journal-title":"Identity mappings in deep residual networks"},{"key":"ref8","article-title":"Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks","author":"ma","year":"0","journal-title":"A CM Int Symp on Field-Programmable Gate Arrays (FPGA) 2017"},{"key":"ref7","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"0","journal-title":"FPL'2016"},{"key":"ref2","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Neural Information Processing Systems (NIPS)"},{"key":"ref9","article-title":"A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks","author":"li","year":"0","journal-title":"FPL'2016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050344.pdf?arnumber=8050344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:36:25Z","timestamp":1509125785000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050344","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}