{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:25:13Z","timestamp":1729632313442,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050381","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS process"],"prefix":"10.1109","author":[{"given":"Guangyi","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yize","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2274701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2527718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2016.7592535"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527221"},{"key":"ref8","first-page":"1","article-title":"Transient voltage overshoot in TLP tnsting - real or artifact?","author":"tremouilles","year":"2005","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2618344"},{"key":"ref2","first-page":"445","article-title":"Design to avoid the over-gate-driven effect on ESD protection circuits in deep-submicron CMOS processes","author":"ker","year":"2004","journal-title":"Proc IEEE Int Symp Quality Electronic Design (ISQED)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/16.737457","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI","volume":"46","author":"ker","year":"1999","journal-title":"IEEE Trans Electron Devices"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050381.pdf?arnumber=8050381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T22:12:42Z","timestamp":1570140762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050381\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050381","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}