{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:51:06Z","timestamp":1764172266735,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050431","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Design of a digital IP for 3D-IC die-to-die clock synchronization"],"prefix":"10.1109","author":[{"given":"Mehdi","family":"Sadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sukeshwar","family":"Kannan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luke","family":"England","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"2026","article-title":"A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs","volume":"24","author":"sandhu","year":"2016","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834902"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271574"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024872"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","article-title":"A 6.7 MHz to 1.24 GHz Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS","volume":"51","author":"hsieh","year":"2016","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379645"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342405"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2361356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479174"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215394"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050431.pdf?arnumber=8050431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T02:12:12Z","timestamp":1570155132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050431\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050431","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}