{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,5]],"date-time":"2025-06-05T06:46:08Z","timestamp":1749105968557},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050565","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A 3DES implementation especially for CBC feedback loop mode"],"prefix":"10.1109","author":[{"given":"Yongcheng","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuguo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.21236\/ADA385264"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17342-4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_12"},{"key":"ref6","article-title":"Multiple encryption: Weighing security and performance","author":"kalisli","year":"1996","journal-title":"Dr Dobb's Journal"},{"key":"ref11","first-page":"279","article-title":"Hardware evaluation of the AES finalists","author":"ichikawa","year":"2000","journal-title":"AES Candidate Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1979.6368160"},{"year":"2014","key":"ref12","article-title":"Product brief DES & 3DES IP cores for ASIC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.824944"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/10958513_20"},{"article-title":"Cryptography and network security: Principles and practice","year":"2014","author":"stallings","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903398"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050565.pdf?arnumber=8050565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:30:14Z","timestamp":1509139814000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050565","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}