{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:22:57Z","timestamp":1772119377621,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050584","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Modeling of 3-level buck converters in discontinuous conduction mode for stand-by mode power supply"],"prefix":"10.1109","author":[{"given":"Yoshitaka","family":"Yamauchi","sequence":"first","affiliation":[]},{"given":"Toru","family":"Sai","sequence":"additional","affiliation":[]},{"given":"Takayasu","family":"Sakurai","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Takamiya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"4229","article-title":"Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for DC-DC step-down conversion in standard CMOS","author":"villar","year":"2008","journal-title":"Proc IEEE Power Electron Specialists Conf"},{"key":"ref3","first-page":"52","article-title":"A 50MHz 5V 3W 90% efficiency 3-level buck converter with real-time calibration and wide output range for fast-DVS in 65nm CMOS","author":"liu","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2015.2431994"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2556098"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169091"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537258"},{"key":"ref8","first-page":"844","article-title":"Averaged switch modeling of boundary conduction mode de-to-de converters","author":"chen","year":"2001","journal-title":"Proc IEEE IECON"},{"key":"ref7","first-page":"112","article-title":"Haswell: a family of IA 22nm processors","author":"kurd","year":"2014","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref2","first-page":"1","article-title":"A O.4V-lV 0.2A\/mm270% efficient 500 MHz fully integrated digitally controlled 3-level buck voltage regulator with on-die high density MIM capacitor in 22nm tri-gate CMOS","author":"kumar","year":"2015","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/b100747"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050584.pdf?arnumber=8050584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:50:09Z","timestamp":1509141009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050584","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}