{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:50:57Z","timestamp":1773841857521,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050634","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Comprehensive performance and robustness analysis of 2D turn models for network-on-chips"],"prefix":"10.1109","author":[{"given":"Siavoosh Payandeh","family":"Azad","sequence":"first","affiliation":[]},{"given":"Behrad","family":"Niazmand","sequence":"additional","affiliation":[]},{"given":"Karl","family":"Janson","sequence":"additional","affiliation":[]},{"given":"Thilo","family":"Kogge","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Gert","family":"Jervan","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Hollstein","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"2907","article-title":"An innovational intermittent algorithm in networks-on-chip (noc)","volume":"2","author":"shafiee","year":"2008","journal-title":"International Journal of Computer Electrical Automation Control and Information Engineering"},{"key":"ref11","article-title":"Turn Model website","year":"2016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321278"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2013.105"},{"key":"ref3","first-page":"278","article-title":"The turn model for adaptive routing","author":"glass","year":"1992","journal-title":"Computer Architecture 1992 Proceedings The 19th Annual International Symposium on"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2006.267"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.57"},{"key":"ref8","first-page":"1","article-title":"Socdep 2: A framework for dependable task deployment on many-core systems under mixed-criticality constraints","author":"azad","year":"2016","journal-title":"2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (Re CoSo C)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref2","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref1","first-page":"105","article-title":"A network on chip architecture and design methodology","author":"kumar","year":"2002","journal-title":"VLSI 2002 Proceedings IEEE Computer Society Annual Symposium on"},{"key":"ref9","author":"duato","year":"2002","journal-title":"Interconnection Networks An Engineering Approach"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050634.pdf?arnumber=8050634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:46:47Z","timestamp":1509126407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050634","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}