{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:05:51Z","timestamp":1761419151714},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050688","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"source":"Crossref","is-referenced-by-count":4,"title":["A 14-bit 2.5 GS\/s digital pre-distorted DAC in 65 nm CMOS with SFDR &gt; 70 dB up to 1.2 GHz"],"prefix":"10.1109","author":[{"given":"Zhiheng","family":"Zuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingjun","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"458","article-title":"A 14 b 3\/6 GHz current-steering RF DAC in 0.18 &#x00B5;m CMOS with 66 dB ACLR at 2.9 GHz","author":"engel","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"74","article-title":"A 12b 2.9 GS\/s DAC with 1M3 <-60 dBc beyond 1 GHz in 65 nm CMOS","author":"lin","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168811"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803056"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361352"},{"key":"ref7","first-page":"206","article-title":"A 240mW 16 b 3.2 GS\/s DAC in 65nm CMOS with <-80dBc IM3 up to 600MHz","author":"van de vel","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164302"},{"key":"ref9","first-page":"456","article-title":"A 12b 2 GS\/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise cancellation achieving >74 dBc SFDR up to 1GHz in 65nm CMOS","author":"su","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050688.pdf?arnumber=8050688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:52:23Z","timestamp":1509141143000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050688","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}