{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T21:26:46Z","timestamp":1755034006764,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050696","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["25-Gb\/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS"],"prefix":"10.1109","author":[{"given":"Tomonori","family":"Tanaka","sequence":"first","affiliation":[]},{"given":"Kosuke","family":"Furuichi","sequence":"additional","affiliation":[]},{"given":"Hiromu","family":"Uemura","sequence":"additional","affiliation":[]},{"given":"Ryosuke","family":"Noguchi","sequence":"additional","affiliation":[]},{"given":"Natsuyuki","family":"Koda","sequence":"additional","affiliation":[]},{"given":"Koki","family":"Arauchi","sequence":"additional","affiliation":[]},{"given":"Daichi","family":"Omoto","sequence":"additional","affiliation":[]},{"given":"Hiromi","family":"Inaba","sequence":"additional","affiliation":[]},{"given":"Keiji","family":"Kishine","sequence":"additional","affiliation":[]},{"given":"Shinsuke","family":"Nakano","sequence":"additional","affiliation":[]},{"given":"Masafumi","family":"Nogawa","sequence":"additional","affiliation":[]},{"given":"Hideyuki","family":"Nosaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799708"},{"key":"ref3","article-title":"Media Access Control(MAC) Parameters, Physical Layers, and Management Parameters for 10Gb\/s Operation","volume":"802 3ae","year":"0","journal-title":"IEEE standards"},{"key":"ref6","article-title":"Design of Analog CMOS Integrated circuits","author":"razavi","year":"2003","journal-title":"McGraw-Hill"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"ref7","article-title":"Analysis and design based on small-signal equivalent circuit for a 10-GHz ring VCO with 65-nm CMOS","author":"kishine","year":"2013","journal-title":"IEEE International Midwest Symposium on Circuits and Systems"},{"journal-title":"ITU-T Recommendation G 709","article-title":"Interfaces of the optical transport network","year":"0","key":"ref2"},{"key":"ref9","first-page":"400","article-title":"A 25Gb\/s burst-mode receiver for rapidly reconfigurable optical networks","author":"rylyakov","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"journal-title":"ITU-T Recommendation G 841","article-title":"Types and characteristics of SDH network protection architectures","year":"0","key":"ref1"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050696.pdf?arnumber=8050696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:49:01Z","timestamp":1509140941000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050696","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}