{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:31:14Z","timestamp":1772206274892,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050743","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A 0.6V 50-to-145MHz PVT tolerant digital PLL with DCO-dedicated \u0394\u03a3 LDO and temperature compensation circuits in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Yudong","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Xiaofeng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Woogeun","family":"Rhee","sequence":"additional","affiliation":[]},{"given":"Hanjun","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280409"},{"key":"ref10","first-page":"1","article-title":"A 0.13m fully digital low-dropout regulator with adapitive control and reduced dynamic stability for ultra-wide dynamic range","author":"nasir","year":"2015","journal-title":"Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231021"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2015.7377930"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/ISSCC.2014.6757429","article-title":"A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433531"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196315"},{"key":"ref9","first-page":"1","author":"okuma","year":"2010","journal-title":"0 5-V input digital LDO with 98 7 Proceedings of the IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946100"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050743.pdf?arnumber=8050743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T02:12:39Z","timestamp":1570155159000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050743","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}