{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T14:30:50Z","timestamp":1772289050087,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050757","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["CMOS current-mode PWL implementation using MAX and MIN operators"],"prefix":"10.1109","author":[{"given":"O. J.","family":"Cinco-Izquierdo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. T.","family":"Sanz-Pascual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. A.","family":"de la Cruz-Blas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468972"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2008.4595746"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.88"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COMCAS.2009.5386086"},{"key":"ref8","first-page":"97","author":"alcantud","year":"2003","journal-title":"An analogue current-mode hardware design proposal for preprocessing layers in ART-based neural networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.658631"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2013.6645877"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCI-CC.2016.7862080"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050757.pdf?arnumber=8050757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:33:23Z","timestamp":1509125603000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050757","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}