{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T17:56:49Z","timestamp":1759341409201},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050758","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["An efficient and fair scheduling policy for multiprocessor platforms"],"prefix":"10.1109","author":[{"given":"Theodoros","family":"Marinakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandros-Herodotos","family":"Haritatos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Nikas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Goumas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151003"},{"journal-title":"The OpenMP implementation of NAS parallel benchmarks and its performance","year":"1999","author":"jin","key":"ref11"},{"journal-title":"PolyBench The Polyhedral Benchmark Suite","year":"2012","author":"pouchet","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref14","first-page":"19","article-title":"A survey of memory bandwidth and machine balance in current high performance computers","author":"mccalpin","year":"1995","journal-title":"IEEE TCCA Newsletter"},{"journal-title":"The pChase benchmark page","year":"2008","author":"pase","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628123"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2008.4664843"},{"key":"ref5","first-page":"7","article-title":"A resource-centric application classification approach","author":"haritatos","year":"2016","journal-title":"Proceedings of the 1st COSH Workshop on Co-Scheduling of HPC Applications COSH HiPEAC 2016"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1880018.1880019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810113"},{"key":"ref2","article-title":"Memory performance attacks: denial of memory service in multi-core systems","author":"mutlu","year":"2007","journal-title":"Usenix Security"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050758.pdf?arnumber=8050758","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:39:19Z","timestamp":1509140359000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050758\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050758","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}