{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T04:47:46Z","timestamp":1747284466658},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050783","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A compliance current circuit with nanosecond response time for ReRAM characterization"],"prefix":"10.1109","author":[{"given":"Qingjiang","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinling","family":"Xing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaolin","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Jing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1149\/1.2742989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-009-5351-7"},{"key":"ref10","first-page":"82","article-title":"a 5ns fast write multi-level non-volatile 1 k bits rram memory with advance write scheme","author":"sheu","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/38\/385105"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20160613"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2207429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.3151822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"journal-title":"Pulse i-v characterization of non-volatile memory technologies","year":"2013","author":"instruments","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0034-4885\/75\/7\/076502"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050783.pdf?arnumber=8050783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:30:41Z","timestamp":1509139841000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050783","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}