{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T15:29:41Z","timestamp":1773761381783,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050840","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Low-latency hardware architecture for cipher-based message authentication code"],"prefix":"10.1109","author":[{"given":"Imed","family":"Ben Dhaou","sequence":"first","affiliation":[]},{"given":"Tuan Nguyen","family":"Gia","sequence":"additional","affiliation":[]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"ref11","first-page":"172","article-title":"An optimized s-box circuit architecture for low power aes design","author":"morioka","year":"2002","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2002 4th International Workshop"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.49"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.42"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTICon.2014.6839729"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293948"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527453"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2006.51"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2388550"},{"key":"ref6","first-page":"403","article-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.118"},{"key":"ref8","year":"0","journal-title":"Recommendation for Block Cipher Modes of Operation The CMAC Mode for Authentication"},{"key":"ref7","author":"menezes","year":"2001","journal-title":"Handbook of Applied Cryptography"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2014.2306328"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2010.05.010"},{"key":"ref9","year":"2001","journal-title":"Advanced Encryption Standard (AES)"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Baltimore, MD, USA","start":{"date-parts":[[2017,5,28]]},"end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050840.pdf?arnumber=8050840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:49:17Z","timestamp":1509140957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050840","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}