{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:29:54Z","timestamp":1729661394857,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050913","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T16:33:32Z","timestamp":1506616412000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Test pattern generation for multiple stuck-at faults not covered by test patterns for single faults"],"prefix":"10.1109","author":[{"given":"Conrad J.","family":"Moore","sequence":"first","affiliation":[]},{"given":"Peikun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Optimization-based Multiple Target Test Generation for Highly Compacted Test Sets","author":"eggersglus","year":"2014","journal-title":"European Test Symposium (ETS)"},{"key":"ref3","first-page":"1","article-title":"A minimum test pattern set generation for large circuits","author":"matsunaga","year":"2015","journal-title":"IEICE technical report VLD2015-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569601"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223428"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1994.367254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580093"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial-Strength Verification Tool","volume":"6174","author":"brayton","year":"0","journal-title":"Computer Aided Verification (CAV)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810724"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035351"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050913.pdf?arnumber=8050913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T22:12:44Z","timestamp":1570140764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050913","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}